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Introduction
The shared-memory nodes that make up contemporary distributed-memory systems employed for computational fluid dynamics are evolving from "multicore" to "many-core," where the distinction is not simply in the number of cores, but in their complexity. "Many-core" processors, such as Intel's Xeon Phi, exploit the concurrency still available from Moore's Law while targeting reduced power consumption per flop with simpler, slower cores that lack some of the latency-tolerant features of the powerful cores of "multi-core" processors, such as Intel's Sandy Bridge. While some kernels quickly saturate in performance with the increasing number of cores sharing a single hierarchical local memory system, others that are compute-bound on traditional CPUs can benefit from the emerging architectures, with due attention to data placement. Partial Differential Equation (PDE)-based simulations typically possess such compute-bound kernels when sophisticated discretizations are employed on problems with multiple components, allowing significant reuse of arguments in registers and caches. However, many-core architectures must deal with increased intra-node data sharing. Due to the irregular ordering of reads and writes in an unstructured-mesh PDE-based application, it is nontrivial to obtain high performance in such a hierarchical memory environment. We evaluate herein, on the Intel Many Integrated Core (MIC) architecture, one such kernel from PETSc-FUN3D, an unstructured tetrahe-
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A N U S C R I P T dral mesh Euler flow code that has been optimized previously for high performance in distributed memory scaling [1, 2] and multi-core shared memory scaling [3, 4] .
Intel's Xeon Phi many-core accelerator technology has become pervasive enough to feature in some globally top-ranked supercomputer systems, including TianHe-2, which heads the Top500 list at the time of writing. It has been adopted for the highest ranking supercomputers for open science of the U.S. NSF (Stampede, 2013) and DOE (Cori, 2016) , in the "Knights Corner" and "Knights Landing" versions, successively, with "Knights Hill" technology contracted for deployment in DOE's Aurora system (expected in 2018). This has focused programmer interest on many-core technology, especially since such accelerators have evolved to independent compute nodes, able to operate without reliance on a conventional CPU. To complement strides in hardware performance, hybrid-programming paradigms [5, 6 ] must evolve to effectively utilize exascale computers, which may consist of a million nodes of a thousand cores each [7, 8] . In that context, a message-passing programming model may co-exist with a shared-memory programming model as a means to effectively exploit all degrees of hardware concurrency. For PDE-based codes, weak scaling using the message passing library MPI is a proven technology. Shared-memory paradigms such as OpenMP are less far proven with respect to many-core implementations, which motivates the current study.
Large-scale parallel simulations of Euler and Navier-Stokes flows based upon local finite discretizations (for unstructured meshes, typically finite volumes) on quasi-static meshes weak scale well on distributed memory architectures through carefully load-balanced domain decomposition. However, their performance as a percentage of peak is poor without careful attention to data layout and access ordering. While implicit PDE-based codes are generally plagued with memory bandwidth bottlenecks due to lack of reuse of cached Jacobian matrix elements in the solver phase, PDEs solved on unstructured meshes pose even greater challenges due to indirect addressing, which further dilutes the fraction of floating point operations among all operations. It is therefore of interest to study the execution amenability of unstructured PDE-based codes on state-of-the-art many-core architectures. A system that has a suitable hardware balance for one phase of the computation may be strongly out of balance for another, and careful phase-by-phase profiling is required to know where and how to invest code optimization effort [9] . Insights gained can be used to fine-tune the codes, using all available algorithmic freedom to seek optimal performance, and to provide feedback
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to influence future architectures.
This paper is structured as follows. Section 2 reviews the background of the compute-intensive flux kernel of the incompressible Euler version of PETSc-FUN3D code, a fully nonlinearly implicit unstructured mesh code with joint origins at NASA and the U.S. DOE [1] . Section 3 recalls key performance characteristics of this and similar PDE-based codes. Section 4 describes the specifications of the MIC hardware employed, with details deferred to Appendix B, and describes the input data sets. In section 5, we highlight the key optimizations procedures through which we improve the performance of the flux kernel on the many-core hardware. In Section 6, we play with several modes of memory mappings and thread mappings and discuss the results. Section 7 concludes with a summary and prospects for future work.
Background
Fully Unstructured Navier-Stokes in 3 Dimensions (FUN3D) is a tetrahedral, vertex-centered, unstructured mesh research code written in Fortran for solving Navier-Stokes and Euler equations (see Appendix A) of fluid flow in incompressible and compressible forms. It was originally developed under the direction of W. Kyle Anderson at NASA Langley Research Center (LaRC) [10, 11] in the early 1990s and has become a widely used resource [12] , ported at its current extremes to nearly 100,000 cores and supporting meshes of up to one billion vertices [13] . FUN3D employs control volume discretization with variable-order (second-order accurate in space) Roe schemes for approximating the convective fluxes, and a Galerkin-type diffusion discretization for the viscous terms. It has been used in a number of complex large-scale problems including performance prediction and design optimization of airplanes, automobiles, and submarines. An artificially coarse example of a FUN3D domain exterior to a three-dimensional ONERA M6 wing is shown in Figure 1 ; where the wing surface triangulation is shown in green; the symmetry root plane in red; and the far-field boundary in blue.
The Euler subset of FUN3D was forked for study of distributed memory scaling in 1998 and restructured to employ the Portable, Extensible Toolkit for Scientific computation (PETSc) solver toolkit [14, 15, 16] . PETSc-FUN3D performance is thoroughly discussed, analyzed, and modeled in [1] , which culminated in the 1999 Gordon Bell Special Prize that ran on the world's then most powerful supercomputer, the Intel ASCI Red machine at Sandia A C C E P T E D M A N U S C R I P T Figure 1 : The surface triangulation of the ONERA M6 wing [2] . PETSc-FUN3D has since been used as representative of many unstructured mesh PDE-based applications for HPC architectures. For instance, Bhowmick et al. developed an adaptive, polylogarithmic approach based on machine learning heuristics to automatically select the linear solve method at each nonlinear iteration of the compressible subset of PETSc-FUN3D [17] . The adaptive procedure dynamically shifts between different Krylov subspace methods, based upon the numerical characteristics of the linear systems obtained throughout the route of the nonlinear iterations, to overcome the hurdles arising in the steps of numerical solution.
In [3] , the incompressible version of PETSc-FUN3D was revisited to investigate the modest thread-level parallelism available on the IBM Blue Gene/P architecture. Several data partitioning schemes involving OpenMP threads were investigated to improve its performance. Furthermore, in [4] , a team led by Intel successfully explored several shared-memory optimization techniques on the incompressible subset of PETSc-FUN3D running on a contemporary Intel Sandy Bridge multi-core processor. These most recent studies show the potential for hybrid-programming paradigm compared to pure MPI, with careful consideration of the temporal and spatial locality of the data close to the CPU, work division among processes and threads, and update management of ghost points. In particular, a speedup of 6.9x is achieved for the A C C E P T E D M A N U S C R I P T entire PETSc-FUN3D application on 20 threads (2 threads each on 10 cores) in [4] , relative to out-of-box baseline compilation. While the triangular solve phase of the ILU preconditioner in the Newton-Krylov solver obtains only 3.2x speedup, the flux kernel achieves a full 20x speedup, with other major kernels performing between these two extremes.
PDE-based Computational Kernels
We relegate most details of the fluid dynamics model, discretization, and solver to previous publications [1, 2, 3, 4, 17] for reasons of space and focus here on transformations that address the new hardware context. In a typical implicit mesh-based PDE solver, there are four readily identifiable and distinct groups of computational tasks that stress different hardware subsystems of a high performance computer [18] . In the context of a vertex-centered control volume discretization, like FUN3D, in which the data are cached at the edge vertices, these are:
Vertex-based loops
• Update auxiliary (e.g., geometry and constitutive parameters) and state (e.g., momenta and pressure) vector data 2. Edge-based "Stencil Operations" loops
• Residual vector and Jacobian matrix evaluation
• Jacobian-vector products (often replaced with matrix-free form, reverting to residual evaluation)
• Interpolation between mesh levels in multilevel solvers 3. Sparse, narrow-band recurrences
• Approximate factorization
• Back substitution
• Relaxation/smoothing 4. Global reductions (vector inner product and norms)
• Orthogonalization/conjugation
• Convergence progress checks
• Stability heuristics
The performance bottlenecks of a PDE-based code can usefully be approached with simple models in which each critical computational resource is in turn assumed to be the limiting one, assuming other resources to be present in excess. Edge-based loops typically consume the greatest share of execution time, except when excessive strong distributed memory scaling leads to subdomains in which surface vertices dominate enclosed volume vertices, which limit should be avoided. The arithmetically heaviest edge-based loop is the the flux kernel, which traverses all vertices during the Newton residual evaluation, the application of Jacobian-free matrix-vector products for the Krylov method, and the formation of the preconditioner for the Jacobian matrix [1, 4] . In FUN3D, this kernel calculates the conservation law residuals in Voronoi cells whose irregular faces bisect the edges between each pair of adjacent vertices. It reads the flow variables that are stored at the vertices at each iteration. The iteration traverses an entire vertex-based array in a strategically chosen order to read state variables, compute fluxes, and update residual values at every vertex; see Figure 2 and Algorithm 1. This kernel is our focus, since its performance should be an upper bound on the overall performance of PETSc-FUN3D on a many-core accelerator designed for compute-intensive operations, similarly to what was demonstrated for multi-core in [3, 4] . Algorithm 1 PDE Flux Kernel (an Edge-based Loop) 1: for each e ∈ array of edges do
2:
Get the index of the right node of e
3:
Get the index of the left node of e
4:
Read the flow variables from both endpoints of e
5:
Compute the flux and the residual
6:
Perform write-back operations to update the flow variables of both endpoints of e 7: end for
Pseudo-Transient Newton-Krylov-Schwarz (ΨNKS) Euler Flow Solver
The Newton-Krylov-Schwarz (NKS) solver of PETSc is a synergistic combination of a Newton-Krylov nonlinear method and a Krylov-Schwarz preconditioned linear iterative method for a general algebraic problem [19, 20] . These equations are discretized as f (u) = 0, where u is a fully coupled vector of unknowns of the system state, and f (u) is the vector-valued function of the residual of nonlinear conservation laws resulting from the spatial discretization. In this application, f (u) derives from a time-implicit controlvolume discretization of the Euler equations with artificial compressibility, with pseudo-transient continuation used to accelerate convergence to a steady state. The original FUN3D has additional full compressibility and NavierStokes options, which when activated increase the prominence of the flux kernel. They also increase the opportunities for spatial and temporal locality and therefore for enhancing arithmetic intensity; we deal here with the most austere case of incompressible Euler; refer to Appendix A for a summary.
The Jacobian-free method implemented in PETSc avoids explicitly storing a full, consistent Jacobian matrix, by relying only on sparse Jacobianvector multiplications to access the coefficient matrix. However, in practice, subdomain-sized diagonal blocks of a preconditioner matrix should be computed to keep the number of Krylov iterations manageable. These precondi-A C C E P T E D M A N U S C R I P T tioner blocks may employ a lower-order discretization than the true Jacobian. For a complex discretization involving flux-limited Euler they are typically computed by finite differences of residual evaluations on graphs, suitably covered to minimize the number of residual evaluations required. Newton's method can be globalized by pseudo-transient continuation (Ψtc) [21, 22] .
The four nested levels of ΨNKS implicit framework are shown in Algorithm 2. The flux kernel is called in the steps numbered (2), (4), and (9). Global inner products, which expose any load imbalance, are performed in steps (5), (7) , and (9). Steps (3) and (8) are typically memory bandwidthbottlenecked.
Algorithm 2 ΨNKS algorithm
1: for i = 0 to max timestep do
compute pseudo-timestep (1) 3:
for j = 0 to max N ewton do
4:
compute nonlinear residual and Jacobian (2) 5:
for k = 0 to max Krylov do 6: precondition subdomain problems concurrently (3)
perform Jacobian-vector product (4)
enforce Krylov basis conditions (5)
9:
update optimal coefficients (6)
10:
check linear convergence (7) 11:
end for
12:
perform DAXPY update (8)
13:
check nonlinear convergence (9) 14:
end for 15: compute the aerodynamic forces and moments (10) 16: end for
System and Input Deck Specifications
Three sets of experiments are described herein. The most novel are variations of a many-core implementation. We compare these with a multi-core implementation of the same kernel. We also perform multi-node, multi-core experiments on a leading recently Cray XC40, adding the XC40 to a growing list of supercomputers on which FUN3D has been benchmarked, stretching back more than 15 years.
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For the many-core experiments, we use a Linux server equipped with dual Intel Xeon Phi 7120P "Knights Corner" coprocessors. The Phi cards are hosted by a dual socket Sandy Bridge E5 − 2670 CPU. Each socket consists of 8 hardware cores (in total 16 cores) that can run up to two threads per core by enabling Intel hyper-threading technology. Each CPU core has two 32KB L1 caches, for data and for instructions. In addition, each core has one 256KB L2 cache. All cores share an L3 cache with size of 20MB. The CPU clock speed is 2.6GHz. Both sockets share a 65GB main memory.
For the multi-core experiments, we use a Linux server that has two sockets of the Intel Haswell E5 − 2699V3 CPU. Each socket consists of 18 cores (in total 36 cores) that can run up to two threads per core by enabling Intel hyper-threading technology. The size of the L1 and L2 caches are similar to the Sandy Bridge E5 − 2670 CPU, whereas the L3 cache size is 45MB that is shared between all of the cores. The CPU clock speed is 2.3GHz. The server has a 264GB main memory.
For the large-scale experiments, we use Shaheen II at KAUST, which was ranked 9 th on the Top500 list of November 2015. The system consists of 6,174 compute nodes, each of which is equipped with a dual socket Intel Haswell E5 − 2698V3 CPU. Each socket contributes 16 cores (in total 32 cores per node; thus, the whole system consists of 196,608 compute cores) that can run up to two threads per core by enabling Intel hyper-threading technology. The size of the L1 and L2 caches are similar to the Sandy Bridge E5 − 2670 CPU as well as Intel Haswell E5 − 2699V3 CPU, whereas the L3 cache size is 40 MB and is shared between all of the cores. The CPU clock speed is 2.3 GHz. Both sockets share a 128 GB main memory and the entire memory system consists of 786 TB. Compute nodes are connected by the Cray Aries interconnect with dragonfly topology, with a maximum of 3 hops for a message between any pair of nodes. Theoretically, Shaheen II has a peak performance of 7.2 Pflop/s.
Intel Xeon Phi Coprocessor at a Glance
We defer detailed information about Intel Phi architecture to Appendix B. The Intel Phi 7120P "Knights Corner" has a total 61 hardware cores running at a nominal speed of 1.238 GHz, or approximately half the speed of the CPU. The implementation of the micro-architecture (see Figure 3 Every MIC core has two 32KB L1 coherent caches for data and instructions, respectively, as well as a 512KB L2 cache. The caches are divided into several lines of 64 bytes. All L2 caches are interconnected with each other and the memory controllers via a bidirectional high-bandwidth 512-bit ring bus, namely On-Die Interconnect (ODI); effectively ODI creates a shared last-level cache amounting to 32MB [25] . The Phi chip is connected to a
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16GB on-board Graphics Double Data Rate, version 5 (GDDR5) Dynamic Random Access Memory (DRAM).
Theoretically, the peak performance of Intel Xeon Phi 2 is 1, 208.29 GFlop/s (double precision floating point) or 2, 416.58 GFlop/s (single precision floating).
Three different programming paradigms are available on Xeon Phi. One uses the die as an independent compute node by running the code directly on Xeon Phi as a separate many-core Linux node; this is called "native mode." The second is a so-called "symmetric" mode that allows the coprocessor to establish communication with other devices through MPI routines, so that the Phi works as an independent compute unit along with the CPU (this mode is not considered herein). Finally, an "offload mode" is offered, similarly to other accelerators like GPUs. In this mode, a portion of the code (normally the most compute-intensive kernels) with its associated input data is rolled onto the Phi [26] and the results rolled back.
With any of these programming paradigms, the Xeon Phi coprocessor provides three modes of thread affinity, named "scatter," "compact," and "balanced." The scatter mode performs the most balanced possible distribution of threads across all cores, spreading threads around with a round-robin placement, so that each thread has the most exclusive access to the core resources. Scatter mode allocates a single core for each thread even if the number of the threads launched is less than 61. The compact mode attempts to use least amount of cores by spawning 4 threads to a core before filling the next one. It maximizes cache utilization while saving power by launching the minimum number of cores, since unassigned cores draw low power [27] . The balanced mode equally distributes threads across all cores such that all threads pinned to the same core have consecutive thread IDs [28] .
The thread IDs in the scatter mode are not physically contiguous. Instead, adjacent thread IDs are physically distributed so that they are more likely to be physically nonadjacent. In contrast, the thread IDs in both balanced and compact modes are physically adjacent. In the case of maximum thread count allocation (244 threads), the balanced and compact modes identically have the same thread placements [27] . Figure 4 shows examples of different thread distributions among 60 cores of Xeon Phi; the empty white A C C E P T E D M A N U S C R I P T slots represent the idle thread contexts within a core of each mode of allocation. If all of the four thread contexts within a core are idle (four empty slots), then the core is not being launched in this mode of the allocation. The main advantage of using the Phi over other accelerators is that the programming effort can quickly focus on how to achieve optimal performance, rather than how to port the code, itself. With well-known parallel programming paradigms such as POSIX Threads (pthreads), OpenMP, OpenCL or MPI, developing applications on Phi is easily accomplished. Tuning the code, on the other hand, can be a daunting proposition at present. Furthermore, to exploit the Phi's peak performance, applications must fully utilize all cores and their VPUs by keeping them busy throughout the execution cycle. The data has to be ready at the cores' disposal without delivery delays [29] .
Software Stacks for the PETSc-FUN3D Experiments
We use the Intel ICC compiler (Intel C/C++ v16.0.1) and version 3.5.1 of the Intel Manycore Platform Software Stack (MPSS). We use PETSc version [30] .
For the executions on Shaheen II, we use the latest versions of the Cray software stacks, as follows: Cray C compiler, Cray PETSc library, Cray BLAS & LAPACK, and Cray MPI library (Cray-MPICH). Also, we use MeTiS 5.1.0 to partition the overall domain for MPI, and the subdomains for shared memory optimization.
For reproducibility, we give the PETSc settings of ΨNKS algorithmic framework as follows:
• Scalable Nonlinear Equations Solvers (SNES) component: Backtracking (bt) Newton Line Search (SNESLineSearch)
• Maximum number of SNES iterations per pseudo-timestep: 1
• Scalable linear equations solvers (KSP) component: GMRES [31] with 30 restart size
• Maximum number of KSP iterations per Newton step: 60
• Preconditioner (PC) components:
-Restricted Additive Schwarz, with one subdomain block per process and cell overlap of 1 -Subdomain solve settings are: * Sub KSP solve is Preonly (apply only the preconditioner) * Sub PC type is "out-of-place" incomplete LU factorization with one level of fill (ILU (1)) The initial CFL 3 value for pseudo-timestepping is set to 50.0, with the maximum CFL value (effectively steady-state) set to 1.0e+05. The pseudotimestep grows adaptively according to a power law function of residual reduction [1] . FUN3D's artificial compressibility parameter (β) is set to 15.0, and the angle of attack parameter (α) of the ONERA M6 wing is the standard 3.0 degrees with Mach number 0.84.
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Input Data Sets
The main objective of this paper is to study and address the challenges of unstructured mesh computations running on a many-core architecture. Thus, a small ONERA M6 wing mesh that consists of 22,677 mesh vertices (22,677 × 4 =90,708 DOFs 4 ) and 146,384 edges across all programming paradigm and affinity options. A small mesh guarantees the spatial and temporal locality of the data elements.
To further understand the performance of the Xeon Phi implementation of PETSc-FUN3D, we have also used a finer mesh on a single node. This finer mesh consists of 357,900 mesh vertices (357,900 × 4 =1,431,600 DOFs) and 2,438,109 edges.
For large-scale experiments on Shaheen II, we use a yet finer mesh generated for the same geometry that consists of 2,761,774 mesh vertices (2,761,774 × 4 =11,047,096 DOFs) and 20,418,102 edges.
We do not further address yet larger problem sizes on Intel Phi, except to mention that FUN3D has no intrinsic limits on mesh refinement in weak distributed memory scaling, unless the linear iterations become impractically ill-conditioned, or until integer limitations are reached for labeling entities, or the resolving power of floating point precision is reached for tiny mesh cell dimensions.
Shared Memory Optimizations
Since we employ an unstructured mesh, the code performs many integer operations per flop due to indirect addressing and non-unit stride memory access patterns. The irregular access pattern leads to cache misses that squander many cycles. Therefore, using ICC compiler automatic vectorization with the irregular memory access patterns is less efficient, and it considerably degrades the performance of unstructured computations on MIC hardware. In the Phi context, the coprocessor can load from the DRAM 16 consecutive single precision values or 8 consecutive double precision values at every clock cycle with a single vector instruction. This is useful when these values are aligned with each other in the memory, as is typical of structured grid computations [33] . However, in the unstructured mesh context, these values are not generally stored adjacently in the address space; they therefore A C C E P T E D M A N U S C R I P T lead to a noncontiguous memory access pattern. Thus, the coprocessor has to load them with multiple vector instructions, each of which is executed at a different cycle. Listing 1 shows an example of indirected addressing written in C programming language. It is challenging to vectorize computations that include noncontiguous memory access patterns by the compilers alone [34] . Indeed, the conventional means for optimizing cache data locality may effectively apply on the MIC hardware. For example, data blocking and field interlacing, which has been implemented on PETSc-FUN3D [1] , elevates the performance of our Phi implementation, although we further tune the initial implementation to favor Phi cache design. Nonetheless, these traditional techniques in general are not enough for rewarding performance gains. Hence, we investigate herein additional techniques that have been explored in literature for shared-memory optimizations.
To improve compiler vectorization and data reusability, data structures may be aligned on specific byte boundaries, which can favor MIC cache-line large size. Thus, only a single cache-line access that requires one instruction is performed [28] . Data structure alignment effectively reduces the indirect addressing, especially when a given architecture supports a large enough size of cache-lines. It minimizes memory load latencies, while aiding the compiler to generate a very efficient vector code [35] . Furthermore, data alignment improves the data transfer over the PCIe bus in the offload mode from the CPU to Phi and vice versa. The PETSc-FUN3D data structures were restructured and reallocated with 64-byte alignment using extra contentless bytes for padding, which utilizes the 512-bit wide vector register within a single cycle. Also, memory padding and alignment subjugate the hurdles of set associativity of L1 and L2 caches, when several cache lines are mapped to the same set (i.e., conflict misses). We adjust the PETSc-FUN3D data objects that are related to each other. In so doing, we regulate access patterns of address space by situating the starting addresses of their data structures. Since the flux kernel is a loop over mesh edges, the improvement allows the A C C E P T E D M A N U S C R I P T kernel to process 8 consecutive edges simultaneously within a single thread using each SIMD lane.
Each OpenMP thread owns private temporary buffers that locally compute their work portions, which are associated with their assigned edges. When a thread finishes its computations, it writes the private temporary buffers at once to update the vertex data (sometime it updates two vertices, its vertex plus the ghost vertex, if the edge is shared between multiple threads (a cross-edge)). Private local buffers effectively overcome issues of core-tocore communication, when the requested data is available in neighboring caches. On the other hand, they aid the compiler to use Phi's streaming stores that are provided at the instruction-level, through which they ensure that the memory writes do not require a read operation before the writing. Also, they reduce Translation Lookaside Buffer (TLB) 5 pressure. Overall, these improvements benefit the Intel ICC compiler auto-vectorization by avoiding code branches (if constructs) [37] . Ultimately, the large SIMD processing unit provided by MIC benefits from these optimization techniques that instructs the ICC intrinsic auto-vectorization.
We use Reverse Cuthill McKee [38] to order the vertices. This has been implemented in PETSc-FUN3D [1] for cache-based architectures, and we have further improved this implementation to accommodate Phi's cache architecture. This enhances the spatial locality and reduces cache misses. Reverse Cuthill McKee renumbers the edges to maximize the reuse of vertices, to minimize the penalty of indirect addressing. In addition, we use a "structure of multiple arrays" ("struct-of-arrays") data layout to store the mesh data, which benefits from the MIC VPU gather/scatter pipeline for sparse data that issues multiple sequential loads for each data field to fill the VPU. The array data structures of the mesh information are encapsulated in several C structs, forming a struct-of-arrays storing arrangement of multiple data streams, which improves vectorization and both spatial and temporal locality of reference via supplementing a unit-stride references. Furthermore, the Phi's implementation of gather/scatter instructions enables loading from non-continuous memory addresses to the SIMD register [39] . This extracts the SIMD-level parallelism of the flux kernel, and optimizes the cache footprint while reducing TLB misses. It also improves transfer of the data el-A C C E P T E D M A N U S C R I P T ements and instructions from memory to the L1 and L2 caches (software prefetching to hide memory latency).
Unstructured mesh computations are plagued by irregular data dependency [40] . Data partitioning may carry a large performance penalty, and is an essential consideration for shared-memory parallelism. MeTiS was employed to decompose the subdomain among the OpenMP threads in the original PETSc-FUN3D. This technique was investigated for a modest number of threads available at the time per each MPI rank [3] . MeTiS attempts to partition vertices into subdomains to evenly balance the computational work between the threads, which minimizes the replication of edges across partitions and applies "owner computes"
6 rule at the thread-level. MeTiS partitions the data so that the owner of the nodal data performs the computation to update its own elements. Although the MeTiS assignment of vertices to threads has been shown to significantly outperform other threading approaches, the edge replication slightly increases as the number of threads increases. Additionally, in [4] , the authors conduct early experiments with PETSc-FUN3D using 240 threads running on Phi chip, and the overhead of the edge replication exceeds 15%. Hence, we further extend the implementation of MeTiS to optimize the thread-level parallelism on Phi, and improve the scalability by reducing the replication overhead. In our optimizations, we do not rely only on balancing the computational work between the threads. We also balance the communication between the threads to overcome core-tocore obstacles that are introduced by Phi's cache-coherency challenges. This reduces the edge-cuts and the total communication volume, by decreasing the amount of the adjacent elements assigned to different working threads [9, 42] . Algorithmically, this also results in performance improvement in the linear system solver since the parallel single-level additive Schwarz preconditioner is stronger with the hybrid case because of the usage of larger subdomains.
Performance Results and Discussions
We start with a baseline execution against which our fine-tuning efforts for shared-memory parallelization of the flux kernel can be compared. We develop two models based on the "out-of-box" baseline execution; one for the
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offload mode and the other one for the native mode. The baseline models use the original incompressible PETSc-FUN3D code [1, 3] , which employs MeTiS to partition the subdomain among the OpenMP threads. In addition, since PETSc-FUN3D is a legacy code, which is compatible only with the older versions of PETSc framework, we first port the baseline code into the latest version of PETSc framework, by updating several calls of PETSc routines and distributed data structures.
Offload Baseline Model
In this baseline model, the flux kernel is offloaded onto the Intel MIC chip as a coprocessor. At each kernel call, the auxiliary, primary, gradient, and solution vector data structures are copied from the host to the device; whereas the residual vector data structure is copied back from the device memory to the host to keep both memories up-to-date. Figure 5 shows the offload baseline strong scalability study of the flux kernel running on the Phi with different thread affinities. The initial study compares the running time between different thread placements with respect to the number of the running threads.
The running time of the flux kernel decreases monotonically with the number of OpenMP threads, with scatter affinity mildly superior at intermediate numbers of threads. Also, the balanced affinity type has roughly the same runtime as the compact mode.
As mentioned earlier, scatter mode causes each core to consume power while the resources of each core, from L1 cache to the registers, are exploited by a single thread. For 120 and 240 threads, the execution time is almost the same with the three affinity modes. This is due to the number of running threads being greater than the number of cores. As a result, the advantage of exploiting cores through scatter mode vanishes.
One of the downsides of using the offload mode for the Phi as a coprocessor, or any other accelerator hardware, is the overhead of the data transmission between the host (CPU) memory and the device (coprocessor) memory. The link (PCIe bus) bandwidth limitations 7 may drastically limit the performance of the application. The data movement in such system can be the "make-or-break" feature of the implementation. We tune the data transmission techniques as follows. The data structure, which is used to store the auxiliary and primary fields, is allocated and transferred from the CPU memory to the Phi memory before the execution of the solver. These data structures are stored and retained in the Phi memory during execution. A once-and-for-all transmission of these data structures saves time that was earlier consumed in each flux kernel. The CPU spends on average about 0.5 seconds out of the bulk execution time carrying out this transmission, which includes Coprocessor Offload Infrastructure (COI) initialization [43, 44] . On the other hand, the gradient vector used in flux limiting, as well as the solution vector, are copied from the CPU memory to the MIC memory at each flux kernel call. The residual vector is copied from the MIC memory to the CPU memory. These data structures are updated continuously during execution of the solver. Our tim-
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ings capture only the flux evaluation portions. The memories on both chips must be synchronized by updating them regularly during execution.
Native Baseline Model
This model compiles the original CPU code with "-mmic" flag without any further modifications on the physics or solver kernels, and runs the whole PETSc-FUN3D code natively on Intel MIC as an independent Linux compute node. Figure 6 shows the native baseline strong scalability study of the flux kernel running on the Phi with different thread affinities. Figure 7 shows the offload mode improvements of the flux kernel compared to the (best) scatter affinity type of the baseline model. The performance of the three affinity modes is almost the same, since our optimizations aim to maximize both core as well as cache utilizations. The results present about a 3.8x speedup with a single thread and a large number of threads relative to the baseline. To further demonstrate the data transmission overhead, Figure 9 shows about a 1.8x speedup in the performance of the baseline native mode for asymptotic numbers of threads compared to the baseline offload mode. Figure 10 shows about 1.4x speedup in the performance of the fine-tuned native mode for a single thread compared to the fine-tuned offload mode. Also, it shows 2.5x, 3.5x, and 4.7x speedup in the performance for 60, 120 and 240 threads respectively.
Offload and Native Mode Performance Results With the Coarse Mesh
To investigate the feasibility of using MeTiS rather than other partitioning techniques, Figure 11 shows the performance of three modes of partitioning vertices between OpenMP threads demonstrated in [3, 4] scales well with increasing number of cores compared to others. The upturn of the redundant work timings for more then eight cores was not observed with the small core counts of [3] , and this approach is not advocated in the many-core regime.
Cache-Coherency Performance Challenges
Intel Phi uses an extended protocol for the cache-coherency implementation. Intel has modified the shared state (S) in the standard MESI cache protocol to allow modified and unmodified cache-lines in the shared state (S); this approach condenses broadcast storms on the address buses. Addition-
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A N U S C R I P T ally, Phi's Distributed Tag Directory (DTD) 8 maintains the global coherency by holding the extended shared state (S), which is Globally Owned, Locally Shared (GOLS) coherency state of each cache-line. Each cache-line miss request passes through the DTD, and the DTD answers based upon the GOLS state, by either fetching the cache-line from the memory or from the core that owns the requested cache-line [35] . Figure 12 shows a flowchart that represents the processes of data transmission between the cores and the hierarchical memory subsystem of Phi.
DTD allows the cores to communicate without having performance deviations necessitated by distance variations between cores. Thus, the distance A C C E P T E D M A N U S C R I P T between Phi's cores are extraneous to the performance. Hence, it creates a homogeneous distribution of the shared cache-lines among the cores to avoid performance degradation. This approach, on the other hand, does not take advantage of data locality in the network [45] . Nevertheless, it may be related to the address for the cache miss. The core that has the cache miss event sends the access request to the related DTD through the ring. The implicit communication in transferring cache-lines between cores inhibits understanding and further improving the performance. Figure 13 shows a scalability study of running the shared-memory optimized version of PETSc-FUN3D with a more highly resolved mesh (357, 900 vertices) on the Phi using native and offload mode. We observe that our Figure 12 : Cache-to-cache transmission scheme of Intel Xeon Phi optimized version of PETSc-FUN3D still scales well with increasing number of threads even with larger problem sizes as long as they fit into Phi memory.
Offload and Native Mode Performance Results With the Fine Mesh
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Comparison of Optimized Phi Performance to CPU Performance
The best Xeon Phi MIC performance, when we execute 240 thread contexts natively on Xeon Phi, surpasses a single core of the Sandy Bridge by about 8.5x. However, the Sandy Bridge strong scales well on our test case out to 16 cores at one thread per core with a speedup of 12.2x out of 16, and thus beats the MIC by a ratio of 1.4x; see Figure 14 . In addition, we compare the baseline of the flux kernel running on the Sandy Bridge with our fine-tuned version, and the results show that the fine-tuning optimizations that are performed on Phi improve the performance of Sandy Bridge; see Figure 15 . This leaves it essentially on par with the MIC when both devices are used with the maximum possible number of threads. Since the Sandy Bridge E5-2670 draws a nominal 115W, only 38% of that of the Xeon Phi 7120P, which draws a nominal 300W, and since the Sandy Bridge also retails A C C E P T E D M A N U S C R I P T for about 38% of the price (a nominal $1,556 versus $4,129), it is preferred for our unstructured CFD problem today. However, multi-core performance saturates the hardware prior to the exhaustion of concurrency in the application. All architectural trends indicate the importance of porting to many-core accelerators. This study must be regarded as a preliminary benchmark on an early version of the many integrated core hardware/software environment.
To investigate the strong scalability of our fine-tuned flux kernel on a cutting-edge multi-core CPU architecture, we run the optimized version herein on a Haswell-based Intel Xeon CPU with two different mesh sizes, and we compare the results with Sandy Bridge performance; see Figures 16 and 17 . These results show that the aggressive optimizations that have been employed to improve the compute-bound kernel on the Intel Phi also pay off on multicore chips.
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Large-scale Strong Scalability Study
As mentioned earlier, the hybrid programming paradigm (MPI+OpenMP) is a means for the PDE-based computations to exploit thousands of compute nodes each of which is connected to a many-or multi-core hardware, as explored previously [1, 2, 3, 4] . Here we reevaluate this claim on our fine-tuned version of the flux kernel of PETSc-FUN3D by running the code on the KAUST's Cray XC40 system, Shaheen II, with two different strong scalability studies, with different experimental settings, as follows.
In the first study, we launch one MPI rank for each compute node and 32 OpenMP threads (16 threads for each Haswell socket) using scatter mode. We disable Intel hyper-threading mode, so that we have one hardware thread is launched by each core. Figure 18 shows the results of the strong scalability of this study.
In the Second study, we launch two MPI ranks for each compute node (one MPI rank for each Haswell socket), and 16 OpenMP threads (8 threads for each Haswell socket) using scatter mode. We also disable hyper-threading mode, so that each core launches one OpenMP thread. Figure 19 shows the results of the strong scalability of this study.
In addition, Table 1 compares time-to-solution of both experimental settings, 1 MPI rank and 32 OpenMP threads per node, as well as 2 MPI ranks and 16 OpenMP threads per node, with respect to the number of hardware cores.
Each large-scale case is run for 3 rounds, and in every round, we execute
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A N U S C R I P T each case 15 times. So, in total, we do 45 runs for each test case. The largescale timings reported here in this paper, represent the average runtime for each experiment among the 45 cases. The time-to-solution is representative and reproducible on average, over possible variations from hardware and job location and scheduling within the system. The large-scale strong scalability results of Shaheen II show that the flux kernel still scales well in the distributed-memory systems, with potential of running thousands of hardware cores simultaneously, until the subdomain on each processor gets has too small a volume-to-surface area ratio with the increasing number of the launched nodes. For example, in the largest case, where we launch 98,304 cores of 3,072 compute nodes, each subdomain consists of at most 900 mesh vertices distributed among each node's memory,
A N U S C R I P T and a subdomain is further divided among the cores by MeTiS, which for example, in the case of 32 threads, each core owns at most 28 mesh vertices locally.
The results of both configurations show that having two MPI ranks for each socket improves the performance, which avoids the local communication penalties imposed by the Non-Uniform Memory Access (NUMA) architecture 9 . After 32,768 compute cores the scaling stagnates. Modeling this
A N U S C R I P T stagnation from deteriorating computation-to-communication ratio quantitatively is outside of the scope of this work, which focuses on the strong thread scaling within a single node.
Concluding Remarks and Future Work
We have demonstrated performance scalings and saturations in porting a compute-intensive computational kernel of an Euler flow code, a typical unstructured PDE application, onto many integrated core hardware. It is shown to be important from execution time and memory perspectives to memory chips owned by different sockets [46] .
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A N U S C R I P T explore several options for data placement, thread allocation to cores, and vertex allocation to threads. The generic optimization techniques employed demonstrate significant performance improvement compared to the baseline of the original code. It is important to avoid the data traffic of the offload mode as much as possible and to align memory segments with padding. Future many-core architectures should offer an autonomous native mode, whenever it is natural to exploit the many-core design, perhaps in an overall heterogeneous setting. In the context of hyper-threading, after more than one thread per core, performance seems rather insensitive to the type of allocation of threads to cores for the same number of threads overall, but very sensitive to the allocation of vertices to threads. These conclusions are believed to be representative of unstructured-mesh PDE-based codes generally, and this work is a stepping stone en route to a port to the Phi in its current and future generations of full PETSc-FUN3D capability, including the solver, and including richer fluid mechanical models with compressibility and viscosity, and richer workloads, such as adjoint-based optimization.
A multi-core processor with powerful CPUs remains today a formidable match for a specialized many-core accelerator with weaker cores in problems that fail to exploit the natural advantages of the latter in the context of predictable uniformity of addressing. Nevertheless, lessons learned and techniques demonstrated at each architectural generation are transferable to future generations, where there will be an increasing premium on fine-tuning the algorithmic balance to the hardware balance, whether accomplished with some degree of automation or through a significant degree of human expertise.
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A C C E P T E D M A N U S C R I P T Appendix A. Euler Flow Governing PDE Equations
The artificial compressibility version of the incompressible Euler formulation employed in FUN3D is described in [11] . These equations are derived from a control volume formulation that relates the rate of change of a vector of Voronoi cell-averaged state variables q to the flux through the bounding surface. In integral form,
wheren is the outward-pointing unit normal to cell Ω of volume V . The vector q and the inviscid flux normal to the control volume f are given by
where β is the artificial compressibility parameter, u, v, and w are the Cartesian velocity components in the x, y, and z directions, respectively, p is the pressure, and Θ is the velocity normal to the surface of the control volume, namely, Θ ≡ n x u + n y v + n z w. Discussion of the wave-upwinded discretization is well covered in [11] . The key takeaway for performance implications is that there are four scalar components and four scalar conservation laws centered at each vertex that densely inter-couple the state vector unknowns.
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A N U S C R I P T vectorization through the SIMD vector instructions, or bounded by memory bandwidth [47] . The current cutting-edge MIC design can accommodate at most 61 compute cores, running at 1.238 GHz clock speed. The design of the cores is based on a modified version of Intel R Pentium 32-bit P54c architecture that has been extended to fully support 64-bit IEEE arithmetic. The SIMD instruction sets in Phi are implemented by the 512-bit VPU, which provides a large fine-grained data parallelism. The VPU has 16 GeneralPurpose Registers (GPRs), to store data as well as addresses, and it has 32 Floating-Point Registers (FPRs), to store the floating point numbers. The VPU of Phi introduces an additional 218 new SIMD instructions compared to a conventional Xeon CPU. Furthermore, the VPU implements an Extended Math Unit (EMU) to supply a high-throughput hardware implementation of the single precision transcendental functions as elementary functions, which other functions can be derived from [48, 25] . The transcendental functions that are provided by EMU are:
• Reciprocal square root function: RSQRT (1/ (x))
• Base two logarithm function: LOG2 (log 2 (x))
• Base two exponential function: EXP2 (2
x )
The first three functions (RECIP, RSQRT, and LOG2) take 1 execution cycle, whereas the EXP2 function takes 2 cycles [49] .
Each Phi core includes a short in-order, dual issue pipeline, which ensures that the overhead for the branch misprediction is negligible [50] . In addition, every core implements two launch pipes (execution units), U and V pipes; most of the instructions of Phi's VPU is executed in the U pipe. In addition, in each clock cycle the core can execute two instructions concurrently, distributed between the U pipe and the V pipe. Instructions are scheduled in a sequence between the threads of a single core. However, there is no consecutive execution of instructions from the same threads; there must be at least one cycle delay before decoding the next instruction from the same thread (e.g., if the core has launched only one thread out of four, the thread's instructions will be issued at every other cycle). This minimizes the core's pipeline latency and it also preempts the decode stage of the core's pipeline from pruning the coprocessor's clock frequency [29] . Hence, unlike other A C C E P T E D M A N U S C R I P T Xeon architectures, Phi's hyper-threading should fully exploit the hardware resources, with at least two thread contexts per core [48] .
There are five execution pipelines through which all VPU instructions en route to completion. These pipelines are: 1) Double precision pipeline that executes the 64-bit IEEE arithmetics, converts from 64-bit to 32-bit, and executes the double precision comparison instructions. 2) Single precision pipeline, which executes most of the 64-bit integer loads instructions. 3) Mask pipeline for mask instructions. 4) Store pipeline for store instructions. 5) Scatter and gather pipeline, which reads sparse data from the memory into the vector registers, and writes the sparse data back into the memory from the vector registers.
The two cache levels of MIC are each 8-way set associative, and each has 8 reading channels and 8 memory banks 10 . The configuration of the L1 caches in Phi is similar to the cutting-edge Intel Xeon CPUs, which is two L1 caches for data and instructions, each of which is a 32 KB size. However, Intel extends the second level caches to have a capacity of 512 KB local to each core, which also can be viewed as a shared last-level cache of 32 MB capacity between all of the cores, via the high-bandwidth bidirectional network that connects all of the L2 caches together with the memory controllers as well as the global tag directories. The Translation Lookaside Buffer (TLB) page table of each cache level is a 4-way set associative that supports 4 KB, 64 KB, and 2 MB page sizes for the L2 caches, 4 KB and 2 MB page sizes for the L1 data caches, as well as 4 KB for the L1 instruction caches. The bidirectional high-performance interconnect link, which connects the Phi's L2 caches, the global tag directories and the DRAM, consists of three independent rings in each direction, as follows:
• Data block ring (64-bytes wide) -The data ring block is designed to provide the high-bandwidth data transmision requirement by the large number of cores
• Address ring 10 A memory bank is a logical storage unit that is identified by the Direct Memory Access. In principle, a bank contains number of rows and columns that specifies chunks of storage with size equal to the numbers of column and row bits; memory banks are distributed across several chips. Similarly, caches are divided into several banks, which are addressed successively in the total collection of memory banks. The Xeon Phi chip has 8 Direct Memory Access (DMA) controllers, which support 8 32-bit dual PCIe 2nd Generation memory channels (amounting up to 16 memory channels in total, 16 bits coming from one chip and 16 bits coming from the other chip) of a 16 GB GDDR5 DRAM. Each channel has 4 banks and 4 sub-banks, with a total of 16 banks for each channel (16 channels with 16 banks per channel offers 256 GDDR5 DRAM banks in total). The two GDDR5 chips on each channel act in harmony, so they still provide 16 banks for each channel, but the actual size is doubled (16 × 2 = 32 banks). The sustainable memory bandwidth of each core amounts to 8.4 GB/s (512.4 GB/s in total for all 61 cores) neglecting the throughput capacity of the physical memory [51, 52] . Nonetheless, the bandwidth between the cores and the memory controllers is bounded by the bidirectional ring network that links the cores' caches with the memory controllers, which theoretically transfers in excess of 220 GB/s. Hence, the theoretically aggregated memory bandwidth of Xeon Phi amounts to 352 GB/s 11 across all memory controllers directly connected to the MIC die.
The MIC architecture implements a data coherency between the hardware cores that are connected to a bidirectional network by a 64 physical global Distributed Tag Directories (DTDs) hooked up to the bidirectional network. In addition, based on the cache-line address, a hash function connects the physical memory to the DTD to be used for cache-line assignment. The overall address space of Phi is divided evenly among the caches of the cores to achieve an equidistribution of the memory addresses. The DTD helps to minimize memory conflicts in the hot spots of a program. Further, because the DTD protocol is based upon the memory addresses, considerable differences in memory access latencies can be observed, based on the DTD owning the cache-line, rather than the distance between the cores. In the traditional Modified, Exclusive, Shared, Invalid (MESI) [46] cache coherency protocol, each cache-line has to be evicted into the main memory before other threads can read or write that line, which makes the intra-node A C C E P T E D M A N U S C R I P T communication between threads complex and expensive. Therefore, Intel introduced an extended version of the MESI protocol that is implemented on MIC to reduce the cost penalty of the intra-node communication. The extended-MESI protocol offers cache-to-cache (some literature refers to it as "core-to-core") communication, which explicitly reduces the frequency of eviction into the main memory. This is done despite the fact that the overall latency of reading and writing a cache-line is strongly dependent upon the state of the requested cache-line [45] . Furthermore, a recent empirical study on Xeon Phi L2 cache-line miss latencies has presented that a cache-line miss takes on average 250 CPU clock cycles from L2 remote cache to the requester L2 cache, whereas a 302 CPU clock cycles on average is taken from the DRAM to the requester L2 cache [48, 53] .
The 61st core of the Xeon Phi runs a micro version of the Linux Operating System (OS), which operates independently as a compute node linked to the main CPU via a PCIe bus, allowing users to run on the Phi natively. Hence, Intel offers a low-level programming model that reduces the overhead of launching offloaded code, while offering extreme bandwidths for data transfer between the device and the host. This approach utilizes both Intel Coprocessor Offload Infrastructure (COI) as well as Symmetric Communication Interface (SCIF) [54] .
Appendix B.0.1. Memory Performance
The performance of Intel Xeon Phi has been well investigated in literature. In [52] , Saule et al. demonstrate the read and write bandwidth by designing a simple sophisticated benchmark on MIC. In the read case, the achieved bandwidth was almost 171GB/s when 61 cores and 4 threads per core are used. This result is achieved with 32-bit integers but uses vectorization capabilities of Intel Phi to load and sum 16 of them at a time (process 512-bits: a full cache-line at once using SIMD instructions). When 61 cores and 2 threads per core are used, the read-bandwidth reached 183 GB/s, aided by enabling hardware prefetching instructions which allow MIC to request data from the main memory before they are actually needed, effectively hiding the memory latency as well as improving the application efficiency. In the case of writes, the peak bandwidth is achieved by allowing simple store operation, disabling the Read For Ownership (RFO) protocol, which forces the coprocessor to bring a cache-line into the cache before being able to write it, and committing writes memory in an arbitrary order using Non Globally Ordered write instructions (NRNGO). This yields almost 160 GB/s.
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The STREAM benchmark [55] is studied on the Phi in [56] , with the best performance achieved for 60 threads with balanced thread affinity, with an observed bandwidth of more than 156 GB/s. When the number of threads is increased to 240, the bandwidth drops to about 127 GB/s. The bandwidths of the read and write operations are also calculated alone -about 122.1 GB/s with 244 threads for the reads, and for the writes, 62.9 GB/s.
We investigate the memory bandwidth of our Phi chip using STREAM version 5.10 benchmark with −O3 compiler flag, and 64, 000, 000 array elements double precision value (8-bytes per array element). The best performance is achieved with 60 threads rather than 240 threads, confirming the findings of other researchers. This is due to the GDDR5 DRAM structure of the Phi. In the case of 60 OpenMP threads, STREAM kernels issue around 120 memory read requests plus 60 memory write requests, which in total equals to 180 memory access requests, which is less than the total number of banks of all 16 Xeon Phi's memory channels, namely 256. Thus, with 60 OpenMP threads, Xeon Phi maintains a regular memory access pattern that maps all access requests to different banks without conflicts. On the other hand, in the case of 240 OpenMP threads, STREAM kernels issue around 480 memory read requests plus 240 memory write requests. These 720 memory access requests greatly exceed the total number of memory banks. Irregular accesses result that cause mapping conflicts that degrade the performance of the memory bandwidth. 
